Tin sulfide (SnS) is a candidate absorber material for Earth-abundant, non-toxic solar cells. SnS offers easy phase control and rapid growth by congruent thermal evaporation, and it absorbs visible light strongly. However, for a long time the record power conversion efficiency of SnS solar cells remained below 2%. Recently we demonstrated new certified record efficiencies of 4.36% using SnS deposited by atomic layer deposition, and 3.88% using thermal evaporation. Here the fabrication procedure for these record solar cells is described, and the statistical distribution of the fabrication process is reported. The standard deviation of efficiency measured on a single substrate is typically over 0.5%. All steps including substrate selection and cleaning, Mo sputtering for the rear contact (cathode), SnS deposition, annealing, surface passivation, Zn(O,S) buffer layer selection and deposition, transparent conductor (anode) deposition, and metallization are described. On each substrate we fabricate 11 individual devices, each with active area 0.25 cm 2 . Further, a system for high throughput measurements of current-voltage curves under simulated solar light, and external quantum efficiency measurement with variable light bias is described. With this system we are able to measure full data sets on all 11 devices in an automated manner and in minimal time. These results illustrate the value of studying large sample sets, rather than focusing narrowly on the highest performing devices. Large data sets help us to distinguish and remedy individual loss mechanisms affecting our devices.
Introduction
Thin film photovoltaics (PV) continue to attract interest and significant research activity. However, the economics of the PV market are shifting rapidly and developing commercially successful thin film PV has become a more challenging prospect. Manufacturing cost advantages over wafer-based technologies can no longer be taken for granted, and improvements in both efficiency and cost must be sought on an equal footing. 1, 2 In light of this reality we have chosen to develop SnS as an absorber material for thin film PV. SnS has intrinsic practical advantages that could translate into low manufacturing cost. If high efficiencies can be demonstrated, it could be considered as a drop-in replacement for CdTe in commercial thin film PV. Here, the fabrication procedure for the recently reported record SnS solar cells is demonstrated. We focus on practical aspects such as substrate selection, deposition conditions, device layout, and measurement protocols.
SnS is composed of non-toxic, Earth-abundant and inexpensive elements (tin and sulfur). SnS is an inert and insoluble semiconducting solid (mineral name Herzenbergite) with an indirect bandgap of 1.1 eV, strong light absorption for photons with energy above 1.4 eV (α > 10 4 cm -1 ), and intrinsic p-type conductivity with carrier concentration in the range 10 15 -10 17 cm -3 . [3] [4] [5] [6] [7] Importantly, SnS evaporates congruently and is phase-stable up to 600 °C. 8, 9 This means that SnS can be deposited by thermal evaporation (TE) and its high-speed cousin, closed space sublimation (CSS), as is employed in the manufacture of CdTe solar cells. It also means that SnS phase control is far simpler than for most thin film PV materials, notably including Cu(In,Ga)(S,Se) 2 (CIGS) and Cu 2 ZnSnS 4 (CZTS). Therefore, cell efficiency stands as the primary barrier to commercialization of SnS PV, and SnS could be considered a drop-in replacement for CdTe once high efficiencies are demonstrated at the laboratory scale. However this efficiency barrier cannot be overstated. We estimate that the record efficiency must increase by a factor of four, from ~4% to ~15%, in order to stimulate commercial development. Developing SnS as a drop-in replacement for CdTe will also require growth of high quality SnS thin films by CSS, and the development of an n-type partner material on which SnS can be grown directly.
1. For the ALD-grown samples, grow a thin layer of SnO 2 by ALD. Note: We use a different reactor than that used for SnS growth. 1. Grow SnO 2 by the reaction of cyclic amide of tin [(1,3-bis(1,1-dimethylethyl)-4,5-dimethyl-(4R,5R)-1,3,2-diazastannolidin-2-ylidene)Sn(II)] and hydrogen peroxide (H 2 O 2 ). Store the cyclic amide tin precursor in an oven at 43 °C, and the H 2 O 2 in a bubbler at RT. 2. Maintain substrate temperature at 120 °C for deposition. 3. Expose the tin precursor and H 2 O 2 using 0.33 and 1.5 Torr second per cycle, respectively, for a total of 5 cycles. Check that the thickness of the resulting SnO 2 is 0.6 0.7 nm, as measured by X-ray photoelectron spectroscopy (XPS) analysis 10 .
2. For the TE-grown samples, form a thin layer of SnO 2 by air exposure. 1. Expose the samples to lab ambient air for 24 hr. Check that the thickness of the resulting SnO 2 is approximately 0.5 nm, as measured by XPS analysis. Note: The typical RT is 24 ± 1 °C, and the typical humidity is 45% ± 13% (higher in the summer); for the devices reported here, the values were 24.6 ˚C and < 30%, respectively.
Deposition of the Zn(O,S) / ZnO Buffer Layer
Note: This step is performed in the same ALD chamber that is used for SnS growth by ALD. 2. Evaporate metal at a rate of 2 Å/sec. Deposit 500 nm total metal thickness.
Device Characterization
1. Perform current-voltage ("J-V") measurements on all devices in the dark and in AM1.5 simulated solar light. 1. Calibrate the solar simulator by collecting J-V data from a calibrated silicon solar cell and adjusting the solar simulator lamp power and height until reaching the calibrated current value for AM1.5 insolation. 2. Contact the devices in four-wire mode by using copper beryllium double probe tips to contact to both the top (anode, Ag or Al) and bottom (cathode, Mo) layers. Contact the bottom layer by scratching away the buffer and SnS layers with a scalpel blade. 3. Measure light and dark J-V data using a source-meter by sourcing voltage and measuring current.
Note: Devices are typically measured within the range ±0.5 V. The devices are not responsive to the direction or rate of the voltage sweeps. For routine testing an area-defining light aperture is not used, see Discussion section for further details.
2. Perform external quantum efficiency (EQE) measurements on all devices, with variable light and voltage bias. 1. Calibrate the EQE system by measuring the response of a Si calibration photodiode. Note: The software compares this data to measurements performed with a NIST-backed standard to adjust the light level accordingly. 2. Contact the devices using the four-wire method, as in step 10.1.2. 3. Measure EQE using a commercial system which illuminates the sample with monochromatic light chopped at 100 Hz over a wavelength range of 270 1,100 nm and measures the resulting current. Perform this measurement according to the manufacturer's standard operating procedure. 4. Repeat the EQE measurement with variable voltage and white light bias. Use a sourcemeter to supply the voltage bias, and a halogen lamp to supply the light bias. Measure devices in both forward and reverse voltage bias, and under variable white light intensity up tõ 1 Suns. 5. Measure optical reflectance (%R) of the ITO top surface using a spectrophotometer with an integrating sphere in order to convert external to internal quantum efficiency (IQE). Perform this measurement according to the manufacturer's standard operating procedure.
Representative Results
In Figures 6-8 results are shown for two representative "baseline" TE-grown samples as described above. Illuminated J-V data for these two samples is plotted in Figure 6 . The first sample ("SnS140203F") yielded the device with certified efficiency of 3.88% that was reported previously. 9 Representative J-V distributions are also shown for each sample. For a given bias voltage, these distributions are calculated as where <J> is the average of the current density measured for all devices, σ J is the standard deviation of these measurements,
and N is the total number of measurements. In other words, the average and the standard error are graphically represented. This representation helps with comparing results from different samples, and for visually assessing the impact of changes in device fabrication on the resulting device performance.
The J-V data suggest that the samples suffer from problems with shunt resistance that varies between devices on a sample. This conclusion is further reinforced by Figures 7 and 8 . In Figure 7 the standard solar cell parameters are plotted -open circuit voltage (V OC ), short circuit current density (J SC ), fill factor (FF), and power conversion efficiency -for all the same devices shown in Figure 6 . The bar graph representation helps to visually identify correlations between parameters. For these samples the most apparent correlation is between efficiency and the FF, as expected for devices that suffer from shunt or series resistance losses. For the second device there is also an apparent correlation between efficiency and V OC , as expected for shunt resistance losses.
These correlations are made explicit by the multivariate plots shown in Figure 8 . Here, V OC , J SC , and FF are plotted against the series (R s ) and shunt (R sh ) resistances. R s and R sh are calculated using linear fits to the J-V data near 0.5 and 0 V, respectively. In many cases it would be better to extract R s and R sh as parameters in a diode model which can be fit to the J-V data. However, for relatively low efficiency solar cells there are many sources of loss, and diode models that succeed for higher efficiency devices are not reliable. Therefore it is preferred to extract R s and R sh by a more robust technique. Although the resulting values may not be accurate, the trends are still instructive and can be used to guide development. The data in Figure 8 confirm that shunt resistance is a major source of loss. This can be seen most clearly in the rising trend in FF (R sh ). The data show that, at the present stage of device development, the shunt resistance must be maintained greater than approximately 200 Ω cm 2 in order for efficiency gains from other process improvements to become apparent. R s appears not to limit the devices reported here. The values for R s are typically 0.5 Ω cm 2 , and only rarely venture above 1 Ω cm 2 .
Results for one representative "baseline" ALD-grown sample as described above are shown in Figure 9 . The ALD devices show better performance than the TE devices, with the best device showing 4.6% efficiency. Besides the different SnS growth techniques, the two fabrication procedures differ in the SnS surface passivation by oxidation. In addition, the TE samples are exposed to laboratory air in between film growth and annealing, while the ALD samples are annealed in the growth chamber without an air break. The ALD-grown samples appear to suffer less from shunt resistance losses than the TE-grown samples. The reason for this difference is not known. It is possible that the ALD-grown SnS films are more compact, due to the self-limiting growth mode and slow growth rate, than the TE-grown films.
The certified device tests are reproduced in Figure 10 . 9, 10 On the left is shown the certified record device using an ALD-grown SnS layer. The certified efficiency for this sample was 4.36%, and devices up to 4.54% efficient have been measured using the same fabrication procedure. On the right is shown the certified record device using a TE-grown SnS layer. The certified efficiency for this sample was 3.88%, and devices up to 4.1% have been measured with the same procedure. Note that the 3.88% certified test result is well within the range measured for the same sample, for which the average ± standard deviation is 3.5% ± 0.4%, as shown in Figure 7 . Figure 11 shows results demonstrating the stability of TE-grown SnS solar cells in ambient conditions. For select samples J-V tests were performed before and after storing for up to eleven months. The samples were stored in air and exposed to ambient light without encapsulation. All four samples shown in Figure 11 were processed slightly differently than the procedure reported here; this is for historical reasons, and there is no reason to think that the devices reported here would have different stability characteristics. The processing differences are described in the figure caption, and they account for the varying performance of the devices. The main point is that minimal degradation is observed over a year. It remains to be seen how SnS solar cells would survive more accelerated lifetime testing, such as damp heat or prolonged full spectrum illumination. There are 11 devices on each sample, and each device is color coded according to the measured efficiency; the colormap is the same for both samples. Black-and-white hatching indicates either that the device was not measured, or no device was present (as one corner of each sample). 
Discussion Substrate selection cleaning
Oxidized Si wafers are used as substrates. The substrates are the mechanical support for the resulting solar cells, and their electrical properties are not important. Si wafers are preferred to glass because commercially purchased Si wafers are typically cleaner than commercially purchased glass wafers, and this saves time in substrate cleaning. Si substrates also have higher thermal conductivity than glass, which leads to more even heating during growth and annealing. With commercially purchased glass wafers it was found that it was necessary to clean the substrates with detergent, including a manual rub with gloved fingers followed by a warm ultrasonic bath, in order to remove all visible traces of contamination, and even then substrate cleanliness could not be guaranteed. It was experimentally confirmed that the choice of glass or Si substrates has no impact on device performance. However, this comparison was performed with devices were in the 2% -3% efficient range, and repeated comparisons will be worthwhile as the baseline efficiency improves.
Typically 10 or more substrates are cleaned at a time using a custom designed quartz wafer carrier. This yields more reproducible results than handling wafers individually with tweezers.
Mo sputtering
It was decided to deposit the Mo back contact (the cathode) in-house rather than purchase Mo-coated substrates after disappointing results were obtained with the substrates available from several different vendors. With purchased substrates (sputtered Mo on glass) problems were encountered with cleanliness, delamination, or both. The Mo film is deposited by DC magnetron sputtering in two layers, one for adhesion to the Si / SiO 2 substrate and one for high conductivity, according to the results published by Scofield et al. 13 Typical Mo films are 720 nm thick with a sheet resistance of approximately 1 Ω/sq. The sheet resistance is measured on a sacrificial substrate using a four point probe system after each Mo growth run. In addition, the adhesion to the substrate is tested using a scalpel blade. Well-adhered films can withstand scratching by hand with a scalpel at moderate pressure without de-laminating. Poorly adhered films will de-laminate with only slight pressure. It was observed that a short substrate plasma cleaning step in the sputtering chamber before Mo growth is important to obtain good adhesion. Typical parameters for this cleaning step are 20 mTorr Ar, 20 W RF, and 60 sec.
SnS growth by thermal evaporation
SnS is evaporated from source powder using a commercially purchased low temperature effusion cell with a pyrolytic boron nitride crucible with volume 32 cm 3 . When the source is first loaded it is a fine powder and dark grey in color. Typically 3 4 g of powder is loaded. With new source powder, the source temperature is approximately 540 °C in order to maintain a growth rate of 1 Å/sec on a substrate heated to 240 °C. With an increasing number of growth runs, the source temperature must be increased to maintain a constant growth rate. When the required source temperature reaches 610 °C the powder is exchanged.
Closely connected to the source temperature is the issue of SnS flakes. When the growth rate is increased to over 10 Å/sec, large SnS flakes can be observed in the growing film. It is unknown whether these originate from the main source, or from secondary sources such as the effusion cell shroud or the source shutter.
One remarkable observation is that when a batch of source powder is exhausted it leaves behind a white, porous residue at the bottom of the crucible. X-ray diffraction confirms that this is SnO 2 . The weight of this residue is typically 0.01 g.
SnS growth by ALD
A critical parameter in this process is the pressure of the nitrogen carrier gas that flows to the Sn(amd) 2 precursor. The pressure is maintained near 250 Torr, but may vary a little bit from time to time. Given that the volume ratio of the Sn(amd) 2 precursor bubbler and N 2 gas trap is 5:1, the pressure inside the bubbler is around 50 Torr. If this value becomes too large, the evaporation of Sn precursor will be significantly suppressed. On the other hand, if the pressure inside the bubbler is too small, there would not be a sufficient pressure drop between the bubbler and the reaction furnace (which has a pressure of ~10 Torr) to enable a smooth gas flow. Either of these scenarios will result to inadequate Sn precursor in the ALD reaction. An indication of this problem is that film thickness near the outlet of the reaction furnace is much thinner than that near the inlet. During each deposition, the pressure inside the reactor is monitored to make sure that the system pressures sit in the correct range.
To ensure a uniform temperature distribution within the reaction zone, the inlet and outlet of the hot-wall deposition tube are wrapped with heating tapes. Under the heating tapes, a pair of thermocouples are inserted to measure the temperature. A non-uniform temperature distribution inside the reaction zone will result to different SnS film morphologies at different regions. At higher deposition temperature, films tend to be rougher and have a lighter color. At low temperatures below 200 °C, films have a higher reflectivity, as can be examined by eye.
SnS annealing in an H 2 S tube furnace
The purpose of the annealing step is to optimize the morphology, crystallinity, and electrical properties of the SnS films. For the TE-grown solar cells, the annealing step is performed in a dedicated tube furnace. This 2" diameter quartz tube furnace is capable of flowing mixtures of 4% H 2 S (balance N 2 ), 4% H 2 (balance N 2 ), pure N 2 and pure Ar. Temperatures are controlled by external Nichrome heating elements and monitored using a quartz-encased thermocouple located in the hot zone. Gas is evacuated using an oil pump filled with inert oil. Seals are made using H 2 S resistant elastomers. Typical base pressure is 8 20 mTorr.
The annealing temperature of 400 °C is a balance between secondary grain growth and film re-evaporation. In principle, higher annealing temperature might be beneficial for device performance, and could be achieved without significant film loss by using higher furnace pressure. This is the subject of active investigation.
SnS surface passivation with a native oxide
The purpose of the passivation step is to reduce the density of electronic trap states at junction between the absorber and the buffer layers, and to serve as a diffusion barrier to prevent unwanted mixing of the constituent elements of the absorber and buffer layers.
14 It has been observed that samples processed with this oxidation step have higher V OC values than samples processed without.
At this time, the oxidation step has not been extensively studied and is probably not optimized. Using X-ray photoelectron spectroscopy results (not shown) it is estimated that the oxide should be less than 1 nm thick for good performance and to avoid current blocking. Ag has been used for TE-grown cells and Ni / Al has been used for ALD-grown cells. This division is historical and is not grounded in an experimental outcome. It is possible that Ni / Al provides superior resistance to corrosion during long storage times. In fact, it has been observed that Ag contacts have a tendency to corrode during extended storage in air (for example, longer than a year).
Device characterization
Finished devices are characterized using current-voltage ("J-V") measurements collected and external quantum efficiency (EQE) measurements collected with and without white light and voltage bias. To-date solar cells have been measured by contacting individual devices one-at-a-time, using probe micromanipulators in a typical probe station configuration. The solar simulator and EQE systems were physically disconnected, so the sample needed to be re-contacted for each measurement. As a result, it would take approximately 4 -5 hr to measure J-V and EQE on all 11 devices.
An integrated high-throughput test station that combines J-V and EQE using a single sample chuck and a probing card that contacts all devices simultaneously was recently installed at MIT, see Figure 5 . The electrical connections are controlled by a programmable multiplexer, and the motorized X-Y chuck stage is computer controlled. In this way, J-V and EQE measurements can be performed sequentially on all 11 devices in under 1 hr.
For routine device testing an area-defining light aperture is not used. Therefore the active device area may be under-estimated, resulting in overestimates of the current density. However an aperture is used by certification laboratories, often resulting in lower efficiencies (c.f. Figures 7,  9 and 10) . Using an area-defining light aperture is always desirable, but for routine testing it is often neglected due to practical concerns such as to minimize physical contact with the top of the sample. Systematic error due to under-estimating the active device area can be mitigated by using larger device areas. For the work described here, the rather small (0.25 cm 2 ) size was chosen as appropriate for early stage technology development (at earlier stages an even smaller device of 0.03 cm 2 with no metallization was used). Now that the devices are in the range of 4% efficient and are repeatable, it is worth increasing to a size of 1 cm 2 or more.
In addition to the standard characterization techniques described above, on occasion samples are also tested using techniques including temperature-dependent J-V, Suns-V OC , capacitance-voltage profiling, and lock-in thermography. These techniques are used to understand and quantify specific loss mechanisms such as interface recombination and series resistance loss.
The significance of sharing device fabrication protocols
In publications on inorganic thin film PV the results of device tests are never (with experience) accompanied by sufficient experimental details to reproduce the experiment. This situation leads to unnecessary frustration among individual researchers, and hampers the progress of the whole field. This situation also makes it difficult to compare the procedures described herein to those used by other research groups. The techniques described in this manuscript were developed with the aid of numerous conversations with researchers in thin film PV (mainly in the United States), and a lot of trial-and-error. The authors hope that this work helps others avoid unnecessary frustrations, and sets a precedent for details reporting of experimental methods in thin film PV.
Future applications of the described protocol
The protocol described herein is used to establish a "baseline" SnS solar cell. The most important feature of a baseline fabrication protocol is repeatability; the absolute efficiency number is less important. In the authors' experience, repeatability is the key attribute that will enable ongoing research to improve efficiency, such as by improving surface passivation or reducing bulk defect density. Without a repeatable baseline protocol it is extremely difficult to judge the effects of changes to the fabrication protocol. This is fully described in the section below on hypothesis testing.
Ongoing and future work on SnS solar cells will leverage the baseline protocol described here to optimize the individual fabrication steps with the goal of increasing device efficiency. Of particular interest are the H 2 S annealing and the surface passivation steps, since these directly impact the defect density in the bulk of the absorber and at the p-n junction.
Data ensembles enable hypothesis testing
In a field that idolizes champion efficiencies, it is tempting to overlook the ensemble -the >99% of (non-champion) devices -and the useful information it provides. This section motivates ensemble data analysis, and presents facile approaches for visualizing and extracting useful insights from ensemble data. It is presupposed that the reader has a working understanding of experimental statistics (hypothesis testing), and is comfortable calculating a Gaussian distribution, standard deviation, standard error, and 95% confidence intervals for a given data set.
Simply put, ensemble data analysis is the study of variability, which when reduced, enables better hypothesis testing. Variability, colloquially "noise," obfuscates the "signal" during hypothesis-driven process engineering and scientific research. As noise increases, more experiments are rendered inconclusive. Inconclusive experiments are a waste of time, resources, and optimism. Ensemble data can help reduce variability in two ways:
First, ensemble data reveal process non-uniformities in space and time. This type of variability is systematic (e.g., caused by temperature-or flow-rate-gradients within a given thin-film deposition chamber), yielding a clear spatially resolved pattern of performance variation, exemplified by Figure 12 . The spatial or temporal variation embodies the "fingerprint" of the offending process step. In-situ metrology and control samples can help identify and troubleshoot sources of systematic process variability.
Second, ensemble data reveal "luck-of-the-draw" or "common-cause" variance, i.e., statistical variability that affects all ensemble elements equally. This variability is more difficult to troubleshoot, because it is the aggregate result of multiple coupled processing steps. Common-cause variance can best be minimized by stringent process controls and standard operating procedures at each step -admittedly a challenging proposition in a fast-changing and minimally staffed academic environment. Nevertheless, the following exercise illustrates why reducing common-cause variance is essential.
The impact of common-cause variance exemplified: A friendly, fictional scientific competition between Dr. Meticulous and Dr. Messy: Angela and Nessi are researchers from two different laboratories. They are engaged in a friendly scientific competition to test the hypothesis that Process B generates better devices than a well-accepted baseline Process A. Both researchers employ a standard hypothesis-testing procedure, which assumes that common-cause variance results in Gaussian efficiency distributions (more representative statistical distribution functions include log-normal for distributions without outliers, and the more statistically robust log-Cauchy-Lorenzian for distributions with strong outliers).
Angela is known to her colleagues as "Dr. Meticulous." She endeavors to reduce process variability. Angela does not share her beakerware with others, employs chamber pre-conditioning routines before thin-film deposition, incorporates control samples with every fabrication run, and prefers IC-grade silicon substrates with thermal oxide surfaces instead of the more variable glass surfaces. She produces baseline (Process A) devices with a "true" (i.e., actual) mean efficiency of 10% and a true standard deviation (σ true ) of 0.5%. Device fabrication and measurements are time consuming, and she is only able to fabricate and measure six devices (N = 6) per process.
In another lab, Nessi is hard at work. To her colleagues, Nessi is known as "Dr. Messy." Her fabrication and metrology tools are located in a shared-use facility. When it's her turn to use them, she doesn't take the necessary precautions to ensure low common-cause variance. But because of her sloppiness, her true standard deviation is 1.5% absolute (3× greater than Angela's). This higher σ true reflects less well-controlled experimental conditions. However, because Nessi uses higher-purity feedstock materials, her baseline Process A achieves a true mean of 10.6%. Nessi fabricates and measures N = 6 devices per process.
Let's suppose that Process B improves "true" device efficiency by 10% relative (i.e., 10% improves to 11%; 10.6% improves to 11.7%). Both Angela and Nessi apply the central limit theorem to the N = 6 devices they each fabricate, as shown in Figure 13 . Note that the "true" distributions (Figures 13A, D, G) are hidden to the researchers; they only observe their experimental data ( Figures 13B, E, H ) and the resulting Gaussian fits, standard errors, and confidence intervals ( Figures 1C, F, I ).
On one hand, Angela's tighter process control (lower variability, smaller σ true ) allows her to reject the null hypothesis, concluding with >95% confidence that Process B is superior to Process A ( Figure 13C ). On the other hand, Nessi, who has higher σ true , cannot conclude that Process B is better than Process A ( Figure 13F ) with N = 6. Even though Nessi is lucky to make two devices with efficiencies that are higher than any of Angela's ( Figures 13B, E) , Angela is winning the race to publish the scientific paper that will revolutionize the way her field thinks about Process B.
Nessi realizes that she needs to increase her confidence intervals, which requires her to reduce her standard measurement error (SE), i.e.,
. [1] Nessi can pursue one of two approaches to match Angela's 3× smaller SE: Nessi can reduce her true variability (σ o ) by a factor of 3, or increase N by a factor of 3 2 = 9. Nessi gains access to a high-throughput device-measurement apparatus, increasing N by 9×. This improvement offsets her 3× greater process variability, and she is able to detect a statistically significant difference between Processes A and B, rejecting the null hypothesis with >95% certainty (Figure 13I) . She is back in the race for publication.
Higher baseline efficiencies increase the odds of successful hypothesis testing: Focusing on the equation for SE (Equation 1), it can be seen how increasing baseline performance increases the odds of successful hypothesis testing. If the aforementioned Process B were tested on a 5%-efficient baseline device instead of 10%, the absolute efficiency improvement would be only 0.5% instead of 1%. Assuming σ o is unchanged, the minimum number of samples required to reject the null hypothesis increases by 4×. Thus, improving baseline device performance has the same mathematical effect as reducing σ, i.e., a 1-to-1 improvement in confidence intervals.
Final word: Reducing standard error is essential to minimize the risk of inconclusive hypothesis tests. Standard error can be reduced by decreasing common-cause variance, manifest in σ o , which results in a 1-to-1 reduction in SE. Improving baseline performance has an equivalent effect. One can also increase sample size N, but this will have a weaker impact on SE because of the square root (increasing N also increases the risk of systematic variation).
The importance of applying experimental statistics is widely accepted in biology and physics (c.f. standing statistics committees at all high energy experiments). 15 To improve the quality of data reporting in PV, it is recommended that researchers pay attention to the 99% of devices they fabricate, and adopt hypothesis testing with data ensembles.
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